PERL-a registerless architecture
نویسندگان
چکیده
Reducing processor-memory speed gap is one of the major challenges computer architects face today. Efficient use of CPU registers reduces the number of memory accesses. However, registers do incur extra overhead of Load/Store, register allocation and saving of register context across procedure calls. Caches however do not have any such overheads and cache technology has matured to the extent that today the access time of on-chip cache is almost equal to that of registers. This motivates one to explore alternate ways to do away with the overheads of registers. In this paper, we propose a registerless, memory to memory architecture of a processor. We call this architecture Performance Enhanced Registerless (PERL) processor. All instructions in this processor operate directly on memory operands thus eliminating the Load/Store and other overheads of registers. The performance of this machine is studied by simulations and results are reported in this paper.
منابع مشابه
Architectural Innovations in the CRISP Microprocessor
The AT&T CRISP Microprocessor is a high performance general purpose 32-bit processor. It is a single CMOS chip containing 172,163 transistors. The instruction-set architecture is a registerless 21⁄2 address memory-to-memory machine with a small number of instructions and addressing modes.1 The CRISP instruction-set is relatively independent of any particular implementation. High performance is ...
متن کاملperljvm: Using B to Facilitate a Perl Port To the Java Virtual Machine
perljvm is poised to be a functional JVM port of Perl. In designing perljvm, various ports of other languages to the JVM were studied and classified. Using this data, it was determined that Perl’s B (back-end) compiler modules provided the best path to accomplish a JVM port of Perl. Since the B modules provide access to to the internal representation (IR) used by the perl back-end, perljvm conc...
متن کاملRealizing High IPC Using Time-Tagged Resource-Flow Computing
In this paper we present a novel approach to exploiting ILP through the use of resource-flow computing. This model begins by executing instructions independent of data flow and control flow dependencies in a program. The rest of the execution time is spent applying programmatic data flow and control flow constraints to end up with a programmatically-correct execution. We present the design of a...
متن کاملAn architecture for distributed and flexible management of high-layer protocols and network services
This paper proposes an architecture for distributed management of high-layer protocols and network services. Based on the IETF Script MIB, the Trace architecture provides mechanisms for the delegation of management tasks to mid-level managers (MLMs), which interact with monitoring and action agents to have them executed. The paper introduces PTSL (Protocol Trace Specification Language), a graph...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998